Implementation of JESD204B Interface for a High-Speed Acquisition System
As part of a project for a customer in the field of energetic materials (explosives), a high-performance acquisition system was designed to process data at high sampling rates. The key technological platform of this system was the JESD204B interface, which enables efficient data transfer between ADC/DAC and FPGA.
Key Features of the System
High-Speed Acquisition: The implementation of the JESD204B interface ensured high-bandwidth data transfer while minimizing latency, which is critical for applications involving dynamic events, such as explosion detection and analysis.
Ethernet Data Transfer: Measured data was processed and transmitted in real-time via Ethernet. This facilitated seamless integration with the customer’s existing networks and allowed data access from multiple locations.
Flexibility and Modularity: The system was designed with a modular architecture, enabling easy adaptation or expansion for future customer needs, such as adding more channels, changing transmission media, or modifying data processing algorithms.
Implementation Details
VHDL and IP Encapsulation for High-Speed ADC Data: A custom IP core was programmed in VHDL (based on the VHDL-2008 revision) with a focus on isolating and modularizing individual components. The resulting JESD204B design was encapsulated into an IP core, enabling the customer to adjust configurations easily without requiring access to the source code.
C-Based Soft Processor Subsystem with lwIP Stack: The TCP/IP stack was implemented using the standard lwIP stack running on a MicroBlaze soft processor. Supporting libraries were written in C.
Python Support Scripts: The solution was delivered with a suite of Python scripts for data download, automated functional tests, and digitizer control.
The image below provides a simplified representation of the final FPGA implementation
After completing the design, the system underwent its first experimental verification. The verification process included testing both hardware and software functionalities, with a focus on:
-
Proper Initialization of the JESD204B Link: Ensuring the link was established correctly and reliably.
-
Error-Free Data Transmission at High Speeds: Verifying the stability of data transfer under maximum bandwidth conditions.
-
Data Retrieval: Testing the system’s capability to retrieve and handle acquired data efficiently.
-
Analysis of Transferred Data Quality: Evaluating whether the data met expected parameters, such as effective number of bits (ENOB) and dynamic range.
The following image illustrates the debugging process at the logical layer between the ADC and FPGA.
Following the debugging phase, data transmission analysis was conducted:
Together with the customer, we provided assistance in verifying the qualitative parameters of the acquisition. Although this stage was no longer dependent on the FPGA implementation, we actively supported the process:
Significance for the Customer
This system represents a significant step forward in enhancing the accuracy and speed of measurements in the field of energetic materials, where temporal resolution and system robustness have a critical impact on analysis quality and safety. Additionally, the ability to transmit data via Ethernet facilitates seamless integration with existing IT systems, simplifying data collection and analysis across multiple locations.